



指導教授：吳建華教授

本專題聚焦於實現工作電壓為1V，取樣頻率10MS/s的10位元連續漸進式類比數位轉換器，使用的製程為TSMC T18 CMOS。SAR ADC 架構因在中等解析度、速度和低功耗之間取得了出色的平衡，已成為低功耗應用的首選。簡單的二進位搜尋演算法和較少的類比電路，使功耗顯著降低。這種高效能低功耗特性使其在需要大量 ADC 的系統中極具優勢。

	Pre-sim	Post-sim
corner	T/T	
溫度(°C)	27	
THD(dB)	-56.22	-52.52
SNR(dB)	62.32	56.63
SNDR(dB)	55.81	51.18
ENOB(bit)	8.97	8.21
SFDR(dB)	55.84	52.27

相關文獻

D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl and B. Nauta, "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time," IEEE ISSCC Dig. Tech. Papers, June 2007.

D. S. Marathe and U. P. Khot, "A 10-Bit 10-Ms/S 5.72 nW Mixed SAR Logic for ADC Used in Wireless Sensor Node," ICNTE, Jan. 2019.

A. Elkafrawy, J. Anders and M. Ortmanns, "A 10-bit reference free current mode SAR ADC with 58.4 dB SFDR at 50 MS/s in 90 nm CMOS," in Nordic Circuits and Systems Conf. (NORCAS), pp. 1-4, Oct. 2015.